Chin Leng Ng
soc engineering design manager at intel corporation@ Intel Corporation
Bayan Lepas, Penang, Malaysia
View Chin Leng Ng's Email
View Chin Leng Ng's Email & Phone
Real-Time AI Research
0 search queries left
FlashIntel GPT
Hello! I'm FlashIntel GPT, your personal AI search assistant. Feel free to ask me anything about Chin Leng Ng, and I'll do my best to assist you.
You

Tell me more about Chin Leng Ng?

FlashIntel GPT

Chin Leng Ng is an experienced professional with over 20 years of work experience in Mixed Signal IP Design Covering DDR5, LPDDR5, OPIO, RLINK, D2D, USB2, SRAM, RF, and ROM. He has a proven track record of Hard IP PHY/CBB Development over 7 Intel process generations. Chin Leng Ng is skilled in End-to-end IP PHY Development, including IP landing zone and SOW definition, IP pre-silicon development, Testchip validation strategy, Post silicon Validation, HVM Test Content, Firmware, and Software development. He is a strong communicator and has excellent communication skills.
For inquiries about Phone Number and Email, please click here Unlock Contact

Research Details
Skills & Insights
Colleagues

Emails and Phone Numbers

@intel.com
@intc.com
+60 194103****
View Emails and Phone Numbers
10 free lookups per month

About

Experienced, highly motivated and results-oriented professional with 19 years of experience in Mixed Signal IP Design Covering DDR5, LPDDR5, OPIO, RLINK, D2D, USB2, SRAM, RF, ROM. Proven track record of Hard IP PHY/CBB Development over 7 Intel process generations. Experienced in End-to-end IP PHY Development: IP landing zone and SOW definition, IP pre-silicon development covering all front end (Analog, Logic, DFX) and back end, Testchip validation strategy, Post silicon Validation, HVM Test Content, Firmware and Software development. Excellent communication skills combined with proven leadership abilities to lead and work effectively as a part of a team or individual contributor and a cross-functional team leader at all levels within the organization

...See More

Work Experience

Robert Noyce Building, Santa Clara, California, 95052, US

Semiconductor Manufacturing

123387
Phone
+1 0493001400

Chin Leng Ng's Professional Milestones

  • Static Memory Design Lead (2003-01-01~2009-01-01): Driving innovative and intuitive dynamic dynamic memory design solutions that enhance the user experience.
  • soc engineering design manager at intel corporation (2011-09-01~2019-01-01): Optimized SOC engineering design processes, implementing cutting-edge technologies and enhancing team collaboration.
Show More

Education

Multimedia University
Multimedia University

Electronics Engineering,

Bachelors,

Electrical And Electronics Engineering

1999-2003