Chirag Patel
SOC Design Engineer@ Intel Corporation
Bangalore, Karnataka, India
View Chirag Patel's Email
View Chirag Patel's Email & Phone
Real-Time AI Research
0 search queries left
FlashIntel GPT
Hello! I'm FlashIntel GPT, your personal AI search assistant. Feel free to ask me anything about Chirag Patel, and I'll do my best to assist you.
You

Tell me more about Chirag Patel?

FlashIntel GPT

Chirag Patel is an ambitious and career-conscious individual with 8.1 years of work experience. He possesses skills in verilog, perl, cadence virtuoso, tcl, and cadence encounter. Based in India, Chirag is seeking a full-time position in a company that aims to utilize his skills towards mutual growth and advancement. He is a graduate student from VIT University and is seeking a full-time position. His skills include hardware skills, ASIC CMOS design, FPGA design, digital system design, RTL design, and matrix signal design. He is also proficient in programming languages such as Verilog, Perl, Assembly Coding, TTL, and C
For inquiries about Phone Number and Email, please click here Unlock Contact

Research Details
Skills & Insights
Colleagues

Emails and Phone Numbers

@intel.com
@yahoo.com
@intc.com
+91 408765****
+1 408765****
+91 049300****
View Emails and Phone Numbers
10 free lookups per month

About

A position in a result oriented company that seeks an ambitious and career conscious person, where my skills will be utilized towards mutual growth and advancement and also to be a continuous learner and performer in the field of VLSI Design. A Graduate Student from VIT University looking for a full-time position. My skills set include:- Hardware Skills:- ASIC CMOS Design, FPGA Design, Digital System Design, RTL Design,Mixed signal Design. Programming/Scripting Languages:- Verilog, Perl, Assembly Coding,TCL,C programming Packages:- MODELSIM, QUARTUS 2,Cadence NCSim,Cadence Virtuoso, Cadence encounter. Operating Systems: RedhatLinux, Windows Chirag Patel 09712767574 [email protected]

...See More

Work Experience

Robert Noyce Building, Santa Clara, California, 95052, US

Semiconductor Manufacturing

123387
Phone
+1 4087658080
Show More

Chirag Patel's Professional Milestones

  • SOC Design Engineer (2015-09-01~2017-07-01): Delivered cutting-edge designs that drove significant advancements in design and creative creative solutions.
  • Lead Engineer (2017-08-01~2017-11-01): Streamlined processes, increasing efficiency and productivity while maintaining a high level of continuous learning.
Show More

Education

Ganpat University
Ganpat University

Communications,

Engineering,

Electronics,

Bachelors,

Bachelor Of Technology,

Electrical,

Electronics And Communications Engineering

2008-2012