Eric Stevens
principal digital design and verification engineer at mps@ Monolithic Power Systems, Inc.
Phoenix, Arizona, United States
View Eric Stevens's Email
View Eric Stevens's Email & Phone
Real-Time AI Research
0 search queries left
FlashIntel GPT
Hello! I'm FlashIntel GPT, your personal AI search assistant. Feel free to ask me anything about Eric Stevens, and I'll do my best to assist you.
You

Tell me more about Eric Stevens?

FlashIntel GPT

Eric Stevens is a highly experienced digital design and verification engineer with 18 years of experience in the field. He has a strong background in low power digital design and mixed signal verification for consumer electronics, including back lighting and power ICs. Eric has also worked on integrated circuits with embedded micro-controllers (ARM Cortex-M) and application level software development. He has architected complex self-checking verification environments using UVM and improved confidence in verification outcomes using constrained random and formal verification techniques. Eric has a strong background in C/C, Verilog/SystemVerilog, UVM, and object-oriented programming.
For inquiries about Phone Number and Email, please click here Unlock Contact

Research Details
Skills & Insights
Colleagues

Emails and Phone Numbers

@monolithicpower.com
@maximintegrated.com
+1 408601****
+1 425296****
View Emails and Phone Numbers
10 free lookups per month

About

Digital design and verification engineer with 18 years experience in digital design, verification and integration. Most recently, my design work has focused on low power digital design and mixed signal verification for consumer electronics, including back lighting and power ICs. I also have experience designing integrated circuits with embedded micro-controllers (ARM Cortex-M), including embedded firmware, and application level software development in C++. I have architected complex self-checking verification environments using UVM and improved confidence in verification outcomes using constrained random and formal verification techniques. I have a strong background in C/C++, Verilog/SystemVerilog, UVM and object oriented programming.

...See More

Work Experience

5808 Lake Washington Blvd NE, Kirkland, Washington, 98033, US

Semiconductor Manufacturing

866
Show More

Eric Stevens's Professional Milestones

  • Principal Member Of Technical Staff | IC Design (2019-07-01~2021-12-01): Designing cutting-edge ICT solutions to transform industry technologies and ensure seamless user experience.
  • principal digital design and verification engineer at mps (2021-12-01~): Developing cutting-edge digital design solutions to enhance user experience and increase brand visibility.
Show More

Education

Iowa State University
Iowa State University

Computer Engineering

1996-2001