Marco Jacobo
system functional validation engineer at intel corporation@ Intel Corporation
Guadalajara, Jalisco, Mexico
View Marco Jacobo's Email
View Marco Jacobo's Email & Phone
Real-Time AI Research
0 search queries left
FlashIntel GPT
Hello! I'm FlashIntel GPT, your personal AI search assistant. Feel free to ask me anything about Marco Jacobo, and I'll do my best to assist you.
You

Tell me more about Marco Jacobo?

FlashIntel GPT

Marco Jacobo is an experienced electrical engineer with 16.7 years of work experience. He has a strong background in systemverilog, data validation, and semiconductors. Marco has worked in various roles at Intel Corporation, including System Functional Validation Engineer and Cpld Code Developer for Complex PCB. He is skilled in programming, PCB design, and hardware architecture. Marco is also knowledgeable in testing, SOC, Verilog, and debugging. He is based in Guadalajara, Mexico.
For inquiries about Phone Number and Email, please click here Unlock Contact

Research Details
Skills & Insights
Colleagues

Emails and Phone Numbers

@intel.com
@email.com
@intc.com
+1 408765****
+1 049300****
+1 408765****
View Emails and Phone Numbers
10 free lookups per month

About

Electrical enginner with MSc degree on telecommunication. Work mainly in the electronic industry as hardware design engineer, cpld-fpga code developer, shell and python scripting, and test content development in C. Familiar with test equipment like scope, TLA, multimeter, among others and mentorship to junior engineers.

Work Experience

Robert Noyce Building, Santa Clara, California, 95052, US

Semiconductor Manufacturing

123387
Phone
+1 0493001400

Marco Jacobo's Professional Milestones

  • Cpld Code Developer For Complex Pcb (2007-01-01~2011-01-01): Developed a high-quality code that met all client demands, ensuring flawlessly integrated PCB functionality.
  • system functional validation engineer at intel corporation (2011-01-01~2016-08-01): Developed innovative system processes and improved product reliability through rigorous validation.