Raffaele Fusciello
senior design manager at stmicroelectronics@ STMicroelectronics
Peoria, Arizona, United States
View Raffaele Fusciello's Email
View Raffaele Fusciello's Email & Phone
Real-Time AI Research
0 search queries left
FlashIntel GPT
Hello! I'm FlashIntel GPT, your personal AI search assistant. Feel free to ask me anything about Raffaele Fusciello, and I'll do my best to assist you.
You

Tell me more about Raffaele Fusciello?

FlashIntel GPT

Raffaele Fusciello is a highly experienced professional with 18.9 years of work experience in the field of digital and mix signal physical design implementation. Based in the United States, she has a strong skill set in CMOS, SOC, ASIC, and mixed signal. Raffaele has worked on various tapeouts, including small Asic for imaging applications and 50 milion placeable instances of hierarchical designs for network applications. She has expertise in floorplanning, flip chip and wirebond padframe creation, custom analog and balanced routing, and scheduling optimization. Raffaele is known for her fact-based approach and problem-solving abilities.
For inquiries about Phone Number and Email, please click here Unlock Contact

Research Details
Skills & Insights
Colleagues

Emails and Phone Numbers

View Emails and Phone Numbers
10 free lookups per month

About

24 years HANDS ON digital and mix signal physical design implementation (RTL2GDS) experience. Dozens of tapeouts ranging from small Asic for imaging applications to 50+ milion placeable instances hierarchical designs for network applications. This includes: - Hierarchical and flat Floorplanning. - Flip chip and wirebond padframe and bumpout creation from scratch. - Custom analog and balanced routing. - Hierarchical and flat clock tree planning and insertion - Hierarchical and flat placement and timing optimization - Hierarchical and flat STA, IRdrop and power analysis and optimization - Hierarchical and flat DRC/LVS/ESD/LATCHUP check, debug and fix - Lots and lots of work-around scripting (tcl/Perl/skill) NO NONSENSE fact based approach and problem solving.

...See More

Work Experience

39, Chemin du Champ des Filles, Geneva, Switzerland, CH 1228 Plan-Les-Ouates, CH

Semiconductor Manufacturing

33198

Raffaele Fusciello's Professional Milestones

  • Princ Design Eng (2005-01-01~2008-02-01): Driving design excellence through innovative projects, integrating innovative technologies, and fostering a culture of collaboration.
  • senior design manager at stmicroelectronics (2008-02-01~): Driving design excellence, resulting in increased product development and enhancing customer satisfaction standards.

Education

意大利米兰理工大学
意大利米兰理工大学

Electrical And Electronics Engineering

1981-1987